107 lines
2.9 KiB
C
107 lines
2.9 KiB
C
|
/********************************** (C) COPYRIGHT *******************************
|
|||
|
|
* File Name : CH58x_timer0.c
|
|||
|
|
* Author : WCH
|
|||
|
|
* Version : V1.2
|
|||
|
|
* Date : 2021/11/17
|
|||
|
|
* Description : source file(ch585/ch584)
|
|||
|
|
*********************************************************************************
|
|||
|
|
* Copyright (c) 2021 Nanjing Qinheng Microelectronics Co., Ltd.
|
|||
|
|
* Attention: This software (modified or not) and binary are used for
|
|||
|
|
* microcontroller manufactured by Nanjing Qinheng Microelectronics.
|
|||
|
|
*******************************************************************************/
|
|||
|
|
|
|||
|
|
#include "CH58x_common.h"
|
|||
|
|
|
|||
|
|
/*********************************************************************
|
|||
|
|
* @fn TMR0_TimerInit
|
|||
|
|
*
|
|||
|
|
* @brief <EFBFBD><EFBFBD>ʱ<EFBFBD><EFBFBD><EFBFBD>ܳ<EFBFBD>ʼ<EFBFBD><EFBFBD>
|
|||
|
|
*
|
|||
|
|
* @param t - <EFBFBD><EFBFBD>ʱʱ<EFBFBD>䣬<EFBFBD><EFBFBD><EFBFBD>ڵ<EFBFBD>ǰϵͳʱ<EFBFBD><EFBFBD>Tsys, <EFBFBD><EFBFBD><EFBFBD>ʱ<EFBFBD><EFBFBD><EFBFBD><EFBFBD> 67108864
|
|||
|
|
*
|
|||
|
|
* @return none
|
|||
|
|
*/
|
|||
|
|
void TMR0_TimerInit(uint32_t t)
|
|||
|
|
{
|
|||
|
|
R32_TMR0_CNT_END = t;
|
|||
|
|
R8_TMR0_CTRL_MOD = RB_TMR_ALL_CLEAR;
|
|||
|
|
R8_TMR0_CTRL_MOD = RB_TMR_COUNT_EN;
|
|||
|
|
}
|
|||
|
|
|
|||
|
|
/*********************************************************************
|
|||
|
|
* @fn TMR0_EXTSingleCounterInit
|
|||
|
|
*
|
|||
|
|
* @brief <EFBFBD><EFBFBD><EFBFBD>ؼ<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ܳ<EFBFBD>ʼ<EFBFBD><EFBFBD>
|
|||
|
|
*
|
|||
|
|
* @param cap - <EFBFBD>ɼ<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|||
|
|
*
|
|||
|
|
* @return none
|
|||
|
|
*/
|
|||
|
|
void TMR0_EXTSingleCounterInit(CapModeTypeDef cap)
|
|||
|
|
{
|
|||
|
|
R8_TMR0_CTRL_MOD = RB_TMR_ALL_CLEAR;
|
|||
|
|
R8_TMR0_CTRL_MOD = RB_TMR_COUNT_EN | RB_TMR_CAP_COUNT | RB_TMR_MODE_IN | (cap << 6);
|
|||
|
|
}
|
|||
|
|
|
|||
|
|
/*********************************************************************
|
|||
|
|
* @fn TMR0_PWMInit
|
|||
|
|
*
|
|||
|
|
* @brief PWM <EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ʼ<EFBFBD><EFBFBD>
|
|||
|
|
*
|
|||
|
|
* @param pr - select wave polar, refer to PWMX_PolarTypeDef
|
|||
|
|
* @param ts - set pwm repeat times, refer to PWM_RepeatTsTypeDef
|
|||
|
|
*
|
|||
|
|
* @return none
|
|||
|
|
*/
|
|||
|
|
void TMR0_PWMInit(PWMX_PolarTypeDef pr, PWM_RepeatTsTypeDef ts)
|
|||
|
|
{
|
|||
|
|
R8_TMR0_CTRL_MOD = RB_TMR_ALL_CLEAR;
|
|||
|
|
R8_TMR0_CTRL_MOD = (pr << 4) | (ts << 6);
|
|||
|
|
}
|
|||
|
|
|
|||
|
|
/*********************************************************************
|
|||
|
|
* @fn TMR0_CapInit
|
|||
|
|
*
|
|||
|
|
* @brief <EFBFBD>ⲿ<EFBFBD>źŲ<EFBFBD><EFBFBD><EFBFBD><EFBFBD>ܳ<EFBFBD>ʼ<EFBFBD><EFBFBD>
|
|||
|
|
*
|
|||
|
|
* @param cap - select capture mode, refer to CapModeTypeDef
|
|||
|
|
*
|
|||
|
|
* @return none
|
|||
|
|
*/
|
|||
|
|
void TMR0_CapInit(CapModeTypeDef cap)
|
|||
|
|
{
|
|||
|
|
R8_TMR0_CTRL_MOD = RB_TMR_ALL_CLEAR;
|
|||
|
|
R8_TMR0_CTRL_MOD = RB_TMR_COUNT_EN | RB_TMR_MODE_IN | (cap << 6);
|
|||
|
|
}
|
|||
|
|
|
|||
|
|
|
|||
|
|
/*********************************************************************
|
|||
|
|
* @fn TMR0_DMACfg
|
|||
|
|
*
|
|||
|
|
* @brief <EFBFBD><EFBFBD><EFBFBD><EFBFBD>DMA<EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|||
|
|
*
|
|||
|
|
* @param s - <EFBFBD>Ƿ<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>DMA<EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|||
|
|
* @param startAddr - DMA <EFBFBD><EFBFBD>ʼ<EFBFBD><EFBFBD>ַ
|
|||
|
|
* @param endAddr - DMA <EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ַ
|
|||
|
|
* @param m - <EFBFBD><EFBFBD><EFBFBD><EFBFBD>DMAģʽ
|
|||
|
|
*
|
|||
|
|
* @return none
|
|||
|
|
*/
|
|||
|
|
void TMR0_DMACfg(uint8_t s, uint32_t startAddr, uint32_t endAddr, DMAModeTypeDef m)
|
|||
|
|
{
|
|||
|
|
if(s == DISABLE)
|
|||
|
|
{
|
|||
|
|
R8_TMR0_CTRL_DMA = 0;
|
|||
|
|
}
|
|||
|
|
else
|
|||
|
|
{
|
|||
|
|
R32_TMR0_DMA_BEG = startAddr & 0x1FFFF;
|
|||
|
|
R32_TMR0_DMA_END = endAddr & 0x1FFFF;
|
|||
|
|
if(m)
|
|||
|
|
R8_TMR0_CTRL_DMA = RB_TMR_DMA_LOOP | RB_TMR_DMA_ENABLE;
|
|||
|
|
else
|
|||
|
|
R8_TMR0_CTRL_DMA = RB_TMR_DMA_ENABLE;
|
|||
|
|
}
|
|||
|
|
}
|
|||
|
|
|